# Access Transistor Underlap Optimization in 30 nm FinFET-Based 6T SRAM Using TCAD Simulation

M Ashok Kumar<sup>1</sup>, V N Ramakrishnan<sup>2</sup> and Dr R Srinivasan<sup>3</sup>

<sup>1</sup>Dept of ECE, SSN College of Engineering Kalavakkam, Chennai, India <sup>1</sup>mashokece@gmail.com

<sup>2</sup>Dept of MCA, <sup>3</sup>Dept of IT, SSN College of Engineering Kalavakkam, Chennai, India <sup>2</sup>ramakrishnanvn@ssn.edu.in <sup>3</sup>srinivasanr@ssn.edu.in

Abstract—The effect of underlap  $(L_{un})$  on delay and leakage power in 30 nm gate length FinFET-based 6T-SRAM have been studied through extensive mixed mode-device simulations using Sentaurus TCAD. Two different cases of simulations have been carried out, namely with and without leakage current  $(I_{off})$  constraints. The simulation results show that 'controlling  $L_{un}$ ' yields more benefit when  $I_{off}$  is constrained to lower values.

*Keywords*—FINFET, SRAM, Leakage Power, Delay, TCAD

### I. INTRODUCTION

The use of conventional planar single gate MOSFETs is becoming extremely difficult due to enhanced Short-Channel Effects (SCEs). In addition to SCEs, planar MOSFETs suffer from random dopant fluctuations in the channel area, which is believed to be the main source of threshold voltage mismatch among the devices, fabricated on the same wafer. Various structures of the Double Gate FinFETs are the most promising candidates for the replacement of conventional single gate planar MOSFETs due to their higher immunity to SCE [1]-[4]. FinFET transistor structure has been developed as an alternative to the bulk-Si MOSFET structure for improved scalability [5]. It utilizes a Si fin (rather than a planar Si surface) as the channel/body; the gate electrode straddles the fin [6]. Over the past few years, FinFETs have emerged as favorite aspirant for device scaling indicated by ITRS roadmap [7]. Static Random Access Memory(SRAM) is by far the dominant form of embedded memory found in today's Integrated Circuits (ICs) occupying as much as 60-70% of the total chip area and about 75%-85% of the transistor count in some IC products [8]. The most commonly used SRAM memory cell design uses six transistors (6-T) to store a bit which is shown in Fig. 1. Soon FinFET-based SRAMs will be seen in the market and the issues related to FinFET-based SRAM are to be explored. In this work, the underlap  $(L_{un})$  has been taken as a parameter under our control. Among N, P and access devices the sensitive device is found out and for that device the L<sub>un</sub> has been optimized. It is observed that access transistor is more sensitive when compared to other transistors. The effect of underlap on leakage

power (P) and delay (D) have been studied through Technology CAD (TCAD) simulation. While doing the optimization study two different cases are considered i.e. with  $I_{off}$  and without  $I_{off}$  constraint. Next section talks about the simulator, simulation setup, simulation methodology and the parameter (delay and leakage power) extraction. Section III depicts the simulation results and their analysis. Finally section IV provides the conclusion.

### II. SIMULATOR, SIMULATION METHODOOGY AND PARAMETER EXTRACTION

Sentaurus TCAD simulator from Synopsys is used for this study. This simulator has many modules and the following are used in this study.

- Sentaurus Structure Editor (SDE): To create the device structure, to define doping, to define contacts, and to generate mesh for device simulation. In Sentaurus Structure Editor, users can initialize a new model from scratch or they can load a previous model to edit, and the result can be saved for future use.
- Sentaurus Device Simulator (SDEVICE): The mixed-mode capability of Sentaurus Device allows for the simulation of a circuit that combines any number of Sentaurus Device devices. To perform mixed mode simulation of SRAM cell, shown in Fig.1 (Interconnects are assumed to have no effect on the results). Required  $I_DV_G$  simulations are also done using this module [9].
- Tecplot: Tecplot SV is part of Sentaurus Workbench Visualization. It is plotting software with extensive 2D and 3D capabilities for visualizing data from simulations and experiments
- Inspect: Inspect is a plotting and analysis tool for xy data, such as doping profiles and electrical characteristics of semiconductor devices. Inspect is a tool that is used to display and analyze curves.

The physics section of SDEVICE includes the appropriate models for band to band tunneling,

quantization of inversion layer charge, doping dependency of mobility, effect of high and normal electric fields on mobility, and velocity saturation.







Figure 2. Structure of the Dual-Gate FinFET

SRAM structure (corresponding to Fig. 1) generated from SDE is shown in Fig. 2. Figure 2 also depicts an individual device where doping and meshing information can be noticed. Doping concentration of  $1 \times 10^{16}$ /cm<sup>3</sup> is used for the channel, and  $1 \times 10^{20}$ /cm<sup>3</sup> for source/drain regions. Gate electrode work functions of 4.337 eV and 4.873 eV are used for N and P type devices respectively. The various geometrical parameters in a FinFET device are shown in the schematic diagram (Fig. 3).



Figure 3. Schematic view of Dual-Gate FinFET

## TABLE I: DEVICE DIMENSIONS

Parameter	Value	
$L_{g}$	30 nm	
T <sub>ox</sub>	1 nm	
W	10 nm	
$L_{un}$	Varied in the range of 1 to 5 nm	

### TABLE II: DATA AND ACCESS PULSE TIMINGS

Pulse Name	Rise Time	Fall Time	Pulse width
nbit (data)	5ps	5ps	95ps
nacc (access)	5ps	5ps	55ps

L <sub>un</sub> (nm)	I <sub>off</sub> (pA)	Doping Concentration (cm <sup>-3</sup> )
1	203.5	
2	184.7	
3	171.9	1e16
4	161.7	
5	154.9	

TABLE III: VALUES OF L<sub>un</sub> AND I<sub>off</sub> WHEN DOPING IS KEPT CONSTANT

TABLE IV: VALUES OF L<sub>un</sub> AND DOPING CONCENTRATIONS WHEN I<sub>off</sub> CONSTRAINT IS APPLIED

L <sub>un</sub> (nm)	Doping Concentration (cm <sup>-3</sup> )	I <sub>off</sub> (pA)		
1	3.15e17			
2	6.85e16			
3	3.39e16	150		
4	1.78e16			
5	1e16			

Table I gives device dimension value for various geometrical parameters. Supply Voltage (V<sub>dd</sub>) used in this study is 1V. Table II indicates details related to rise time, fall time, pulse width etc of access and data pulses. As already said two cases are considered in this study while dealing with the access transistors, in the first case when L<sub>un</sub> changes I<sub>off</sub> changes which is not constrained, and in the second case when  $L_{un}$  changes  $I_{off}$  is not allowed to change i.e. the channel doping values are modified accordingly. Table III refers to without Ioff constraint case and gives the values of I<sub>off</sub> for the various values of Lun. An uniform doping concentration of  $1 \times 10^{16}$ /cm<sup>3</sup> is used for all the values of L<sub>un</sub>. Table IV shows with  $I_{off}$  constraint case. In this case, as  $L_{un}$ changes the channel doping values are also altered to meet the  $I_{off}$  constraint. These are given in Table IV.  $I_{off}$ is maintained around 150 pA for all the values of Lun.

When access is not there during that period the current from  $V_{dd}$  is measured and multiplied by  $V_{dd}$  to extract leakage power. PMOS and NMOS gate areas are considered to be equal which means that PMOS will be the bottle neck in deciding the delay i.e. nbit/nbit going to 1 from 0. So the delay is measured when the transition is happening from 0 to 1.

#### **III. RESULTS AND DISCUSSION**

Figure 4 shows D versus  $L_{un}$  graph. When  $L_{un}$  increases, current decreases due to increase in parasitic

series resistance causing D to increase, and the same can be observed in Fig. 4. It can also be observed that access transistor is more sensitive. Figure 5 and 6 show the graphs between D versus L<sub>un</sub>, and P versus L<sub>un</sub> respectively, without I<sub>off</sub> constraint. As we can see from Fig. 5 and 6 when Lun increases D increases whereas P decreases. This is same as expected. Figure 7 and 8 show the graphs between D versus L<sub>un</sub>, and P versus  $L_{un}$  respectively, with  $I_{off}$  constraint. As we are trying to maintain Ioff (lower channel doping values for larger L<sub>un</sub>), the mobility degradation is mitigated to some extent and it pops out as an advantage w.r.t. the delay. It can be noted from Fig. 7 that when L<sub>un</sub> increases, initially we gain in terms of delay due to mobility enhancement. It should be kept in mind that we are not losing in terms of power to achieve this delay reduction (compare Fig. 6 and 8). But the further increase L<sub>un</sub> causes the series resistance to go up and g<sub>m</sub> degradation starts to dominate resulting in bad delay performance.



Figure 4. Delay vs L<sub>un</sub>



Figure 5. Delay vs L<sub>un</sub> (without I<sub>off</sub> constraint)



Figure 6. Leakage power vs L<sub>un</sub> (without I<sub>off</sub> constraint)



Figure 7. Delay vs L<sub>un</sub> (with I<sub>off</sub> constraint)



Figure 8. Variation of P vs  $L_{un}$  (with  $I_{off}$  constraint)



Figure 9. Leakage power and delay vs  $L_{un}$  (with  $I_{off}$  constraint-75 pA)

Figure 9 shows the variation of P and D w.r.t  $L_{un}$ , with  $I_{off}$  constraint for 75 pA. When  $I_{off}$  constraint becomes more stringent, we derive more advantage by increasing  $L_{un}$  i.e. when  $I_{off}$ =150 pA, we can decrease the leakage power by increasing  $L_{un}$  up to 2 nm, without sacrificing in delay whereas when  $I_{off}$ =75 pA, we can increase  $L_{un}$  up to 3 nm. Same can be observed from Fig. 7,8 and 9.

#### **IV. CONCLUSION**

In this work, access transistor underlap was found to be more sensitive for the SRAM cell delay and leakage power. Based on the above conclusion, underlap of the access transistor was studied with and without  $I_{\rm off}$ constraints. We found that when  $I_{\rm off}$  is constrained we derive advantage by increasing the underlap. Further we also found that when  $I_{\rm off}$  is constrained to lower values more advantage can be derived by adjusting  $L_{\rm un}$ .

#### V. REFERENCES

- A.N.Chandorkar, Sudhakar Mande and Hiroshi Iwai, "Estimation of Process Variation impact on DG-FinFET using Plackett-Burman Design Experiemt method," in Proceedings of *International Conference on Solid-State* and Integrated-Circuit Technology, pp. 215-218, Oct 2008.
- [2] Edward 1. Nowak, Ingo Aller et. aI., "Overcoming silicon scaling barriers with double-gate and FinFET Technology," *IEEECircuits and Devices Magazine*, January/February 2004.
- [3] Vishal Trivedi, Jerry Fosum, "Nanoscale FinFETs with Gate-Source/Drain Underlap," *IEEE Transactions on Electron Devices*. Vol. 52, No.1, pp.56-62, January 2005,pp.56-62.
- [4] G.Fossum et al., "Physical insights on design and modeling of nanoscale FinFETs," in IEDM Tech. Dig., Dec.2003.
- [5] X. Huang et al. Sub-50nm P-Channel FinFET, ZEDM Tech. Dig., 19q9,67-70.

gopalax Publications

- [6] Z. Guo, S. Balasubramanian, R. Zlatanovici, T.-J. King, and B. Nikolic', "FinFETbased SRAM design," presented at ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design. San Diego, CA, 2005
- [7] http://public.itrs.net.

- [8] L.F.Tz Kwakman, N.B. Lepinay, S.Courtas, "The role of a Physical Analysis Laboratory in a 300mm IC Development & Manufacturing Center", International Conference on Characterization and Metrology for ULSI, 2005
- [9] Synopsys Sentaurus Device User Guide Version-A 2008.09